Abstract: Modern microprocessor designs implement register renaming using register alias tables (RATs) which maintain the mapping between architectural and physical registers. Because of the non-trivial power that is dissipated in a disproportionately small area, the power density in the RAT is significantly higher than in some other datapath components. Mechanisms are proposed to reduce the RAT power and the power density by exploiting the fundamental observation that most of the generated register values are used by the instructions in close proximity to the instruction producing a value. The first technique disables the RAT lookup for a source register if that register is a destination of an earlier instruction dispatched in the same cycle. The second technique eliminates some of the remaining RAT read accesses, even if the source register value is produced by an instruction dispatched in an earlier cycle. This is done by buffering a small number of recent register address translations in a set of external latches and satisfying some RAT lookup requests from these latches. The net result of applying both techniques is a 30% reduction in the RAT energy with no performance penalty, little additional complexity and no cycle time degradation.
Introduction
Dynamically scheduled superscalar processors use aggressive out-of-order execution mechanisms to maximise performance by harvesting available parallelism in sequential programs. Each successive generation of superscalars increases the number of instructions that are issued in a cycle and also uses larger instruction windows to consider more instructions for scheduling. The inevitable consequence of such an approach is a dramatic increase in the overall datapath complexity, power consumption and also power density, especially in high-frequency implementations. While in the past power was a consideration mainly in the domain of embedded systems, today it is an important design constraint for high-performance microprocessors. Unless power dissipation is controlled through technology-independent techniques, the areal power density will soon become comparable to that of nuclear reactors [1] leading to intermittent and permanent failures on the die and also creating serious challenges for the cooling facilities. Furthermore, the areal power density distribution across a typical chip is highly skewed, being lower over the on-chip caches and significantly higher elsewhere, resulting in the presence of the localised hot spots on the chip. The nonuniform thermal stresses that result are problematic.
One on-chip structure with a high power density is the register alias table (RAT) which maintains the register address translations needed for handling the true data dependencies. True data dependencies are handled by assigning a new physical register for every new result that is produced into a register. The RAT maintains information to locate the most recent instance of an architectural register. The mappings between the logical and the physical registers are maintained in the RAT, so that each instruction can identify its source physical registers by performing the RAT lookups indexed by the addresses of the source logical (architectural) registers. The read and write accesses to the RAT, as well as the actions needed for checkpointing and the state restoration, result in a significant amount of power dissipated in the RAT. A high percentage of the overall power (6.3 to 14%) is attributed to the RAT in the global power analysis performed in [2, 3] . When coupled with the relatively small area occupied by the RAT, this creates a hot spot, where the power density is significantly higher than in some other datapath components, such as the on-chip caches.
We propose mechanisms to reduce the RAT power and the power density by exploiting the fundamental observation that most of the generated register values are used by the instructions in close proximity to the instruction producing a value. Specifically, we propose two methods to reduce the RAT power dissipation. The first method disables the RAT readouts if it is determined that the required source operand value is produced by the instruction that is dispatched in the same cycle. The second technique eliminates some of the remaining RAT read accesses, even if the requested source value is produced by an instruction dispatched in an earlier cycle. This is done by buffering a small number of recent register address translations in a set of external latches and satisfying some RAT lookup requests from these latches. We evaluate our power savings using accurate microarchitectural simulator and SPICE simulations of the actual RAT layouts in 0.18-micron process.
RAT complexity
For this study we used a RISC-type ISA, where the instructions may have at most two source registers and one destination register. We further assumed that the RAT is implemented as a multi-ported register file, where the number of entries is equal to the number of architectural general-purpose registers in the ISA. The RAT is indexed by the architectural register address to permit a direct lookup. The width of each RAT entry is equal to the number of bits in a physical register address. An alternative design is to have the number of entries in the RAT equal to the number of physical registers, such that each RAT entry stores the logical register corresponding to a given physical register and a single bit to indicate if the entry corresponds to the most recent instance of the architectural register. In this scheme, as implemented in the Alpha 21264 [4] , the RAT lookup is performed by doing the associative search using the logical register address as the key. We did not consider this variation of the RAT in this paper because it is inherently less energy-efficient than the direct-lookup implementation due to the large dissipations that occur during frequent associative lookups. One way to address this problem is to use a recently proposed dissipate-onmatch comparator [5] in the associative logic within the RAT, but such an evaluation is beyond the scope of this paper.
In a W-way superscalar machine, up to W instructions may undergo renaming in the same cycle. Thus, 2 Ã W register address translations may have to be performed in a cycle to obtain the physical addresses of the source registers. In addition, up to W new physical registers may have to be allocated to hold the new results. The number of ports needed on the RAT in a W-way superscalar machine is quite significant. Specifically, 2 Ã W read ports are needed to translate the source register addresses and W write ports are needed to update W RAT entries for the destinations of the codispatched instructions. In addition, before the destination register mapping is updated in the RAT, the old value has to be checkpointed in the reorder buffer for possible branch misprediction recovery. If the instruction that overwrites the entry is later discovered to be on the mispredicted path, the old mapping, saved within the reorder buffer, is used to restore the state of the RAT. W read ports, needed for such checkpointing, bring the total port requirements on the RAT to 3 Ã W read ports and W write ports.
The energy dissipations take place in the RAT in the course of the following events: † Obtaining physical register addresses of the source operands: This is in the form of reads from the register file implementing the RAT.
† Checkpointing the old mapping of the destination register: This again is in the form of reading the register file that implements the RAT. This read is necessary in machines that support speculative execution and read out the old mapping of the destination register, which is then saved into the reorder buffer. † Writing to the RAT for establishing the new mapping for the destination register: If the dispatched instruction has a destination register, a new physical register is assigned for that destination register, and the RAT entry for the destination architectural register is updated with the address of the allocated physical register by this write. If there is no physical register available for the destination register at the time of dispatch, the dispatch stalls.
Exploiting intragroup dependencies
In a superscalar machine there may be sequential dependencies among the group of instructions that are codispatched within a cycle. To take care of such dependencies, register renaming must logically create the same effect as renaming the instructions individually and sequentially in program order. A sequential implementation of register renaming will be too expensive and will dictate the use of a slower clock. To avoid this the accesses to the RAT and dependencies are handled as follows:
Step 1. The following substeps are performed in parallel:
(a) RAT reads for the sources of each of the codispatched instructions are performed in parallel, assuming that no dependencies exist among the instructions.
(b) New physical registers are allocated for the destination registers of all of the codispatched instructions.
(c) Data dependencies among the instructions are noted using a set of comparators. The address of each destination register in a group of instructions is compared against the sources of all following instructions in the group and if a match occurs, the dependency is detected.
Step 2. If a data dependency is detected among a pair of instructions the source physical register for the dependent instruction as read out from the RAT is replaced with the allocated destination register address of the instruction producing the source to preserve the true dependencies. After resolving dependencies as described the RAT is updated with the addresses of the new destinations.
These steps, including the concurrent substeps within step 1, avoid a bottleneck that would otherwise result from performing the RAT lookup and dependency handling in a strictly sequential manner among the codispatched instructions. The price paid in this approach is in the form of redundant accesses to the RAT for the mappings of source registers that are renamed because of dependencies within the group of codispatched instructions. If a dependency is not detected, the source mapping obtained from the RAT is used, otherwise it is tossed out. Figure 1 depicts the details of the renaming logic for a three-way superscalar processor. If more than one instance of the same register is produced by more than one codispatched instructions, the priority encoder (p-enc in the Figure) is utilised to give priority to the most recent instruction. Figure 2 shows the layout for the SRAM bitcell of a 12-ported RAT.
A considerable amount of energy is expended within the multiported register file that implements the RAT because of the concurrent accesses to it within a single cycle. It is thus useful to consider techniques for reducing the energy dissipation within the RAT. Our first proposed solution disables parts of the RAT read accesses if the intragroup data dependency is noted, as described by step 1c. The outputs of the comparators, corresponding to a given source, are NORed and the output of the NOR gate is used as the enabling signal for the sensing logic on the bitlines used for reading the physical address mapping of this source from the RAT. For example, consider three instructions: I1, I2 and I3 (in program order) that are renamed in the same cycle. A source for the instruction I3 is compared for possible intragroup dependencies against the destination of I1 and the destination of I2. If one of these comparators indicates a match (the output of the comparator stays precharged at the logical 1), the output of the NOR gate becomes zero and the sense amps used for reading the bitlines of a source of the instruction I3 are not activated, thus avoiding the energy dissipation in the course of sensing. Measurable power savings can be realised because sense amps contribute to a large fraction of the overall read energy. In the rest of the paper we abbreviate this technique as the CSense (conditional sensing). The grey box in Fig. 3 highlights the additional circuitry needed to implement CSense in the register renaming logic for a three-way superscalar processor. The area increase is negligible. Figure 4 shows the percentage of the RAT lookups for the source registers that can be aborted if the CSense is used for a four-way and a six-way processor. Results are presented for the simulated execution of a subset of the SPEC 2000 benchmarks, including both integer and floating-point codes. Detailed processor configurations are described in Section 5. On the average across all simulated benchmarks, around 31% of the RAT read accesses can be aborted for a four-way processor and around 41% for a six-way processor. The last-mentioned number is higher because more instructions are dispatched in the same cycle, thus increasing the possibility that the most recent definition of a source register is within the same instruction group. Notice that our technique does not prolong the cycle time because the output of the NOR gate is driven to the sense amp before the wordline driver completes the driving of the word line. Our simulations of the actual RAT layouts in a 0.18 micron six-metal layer TSMC process (Section 5) show that the decoder delay is about 150 ps, the delay of the wordline driver is about 100 ps, the bitline delay to create the small voltage difference across the bitline pair is 60 ps and at that point the sense amp is activated. The comparator delay is about 120 ps and the delay of the three-input NOR gate is 60 ps. Consequently the signal that controls the activation of the sense amp is available 180 ps after the beginning of the cycle, while the sense amp is normally activated after 310 ps are elapsed since the beginning of the cycle. The sense-amp control signal is thus available well in advance of when it needs to be used, leaving enough time to route the signal to the sense amps, if need be. The detailed timing diagram is shown in Fig. 5 . These delays were obtained using highly optimised handcrafted layouts of the RAT assuming 32 architectural registers and four-way-wide dispatch/renaming. Therefore the CSense can be applied without any increase in the cycle time.
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Buffering recent address translations
Our simulations of the SPEC 2000 benchmarks show that the dependent instructions are usually very close in proximity to each other. If the register needed as a source is not defined by an earlier instruction dispatched in the same cycle, then it is likely defined by an instruction dispatched one or at most a few cycles earlier [6, 7] . We exploit this behaviour by caching recently updated RAT entries in a small number of associatively-addressed latches (ELs), external to the RAT. The basic idea of avoiding a RAT access using ELs was inspired by the work of [8] , where multiple line buffers were used to reduce the overall cache energy dissipations. The RAT access for a source register now proceeds as follows:
(a) Start accessing the RAT and at the same time address the ELs to see if the desired entry is located in one of the ELs.
(b) If a matching entry is found, discontinue the access from the RAT.
As long as the overhead of accessing the ELs is less than the energy spent in accessing the RAT before the RAT accessing is aborted, this technique will result in an overall energy saving. Figure 6 depicts a RAT with multiple ELs (four in this case). The hardware augmentations to the basic register renaming structure are as follows. First, we need four latches to hold the addresses of each of the four most recently accessed architectural registers. Secondly, four comparators are used to compare the address of the architectural register whose lookup in the RAT is being performed against the register addresses located in the four ELs.
Assuming a two-phase clock, the access steps for a RAT with multiple external latches are as follows. Notice that on a read miss on the associatively-addressed ELs the data is not brought from the RAT array into the latches. This is so for the following reason. A large percentage of the register values are consumed by just one instruction; this was observed in [9] and also noticed in our simulations. If this is the case then bringing the data that M was once read from the RAT into the external latches will only result in polluting the latches with unusable data in most situations. In addition, extra energy dissipation occurs if such data movement is needed. Because of this we only record the translation in the ELs when the physical register is allocated. In other words, the update of the RAT and the update of the external latches proceed in parallel. A victim EL is selected randomly for setting up the new entry. Notice that as a consequence of this policy there is no need to write the translation information back to the RAT once an entry is evicted from the ELs. Figure 7 shows the layout of a simple D latch that implements the ELs.
It is critical to limit the energy spent in associatively addressing the ELs. To accomplish this we make use of comparators that dissipate energy on a match (for example, as introduced in [5] ), instead of traditional CAM cells or comparators that dissipate energy on a mismatch (Fig. 8) . The use of these comparators actually helps in two ways. First, as at most one of the external latches will have the matching entry, energy is dissipated within at most one comparator during the associative lookup. Second by the comparators of [5] actually have a faster response time than the traditional comparators or CAM cell. (The difference in timing between the comparator of [5] and the traditional comparator is, however, very small so even the traditional pull-down comparator can be used in our scheme, albeit with higher power dissipated in the latches.)
For the same reason as in the CSense scheme, the detection of a match in the external latches is completed well in advance of the normal sense amp activation. Therefore the energy dissipation in the sense amps can be avoided without compromising the cycle time. These savings exceed that spent in locating a matching entry within a latch array consisting of four external latches, as shown in the result section. Also, the use of dissipate-on-match comparators within the intragroup dependency checking logic is not an attractive solution from the energy standpoint because of a higher percentage of match situations. Our detailed analysis using microarchitectural data about the bit patterns of the comparands indicate that the use of traditional comparators is a more energy-efficient approach for the use in the intrablock dependency checking logic. Our analysis shows that the additional logic (comparators and the ELs) has less than 10% area overhead to the rename table and the associated logic.
Simulation methodology
To evaluate the energy impact of the proposed techniques we designed and used the AccuPower toolsuite [10] . The widely-used Simplescalar simulator [11] was significantly modified to implement true hardware level, cycle-by-cycle simulation models for realistic superscalar processor. The main difference from the original Simplescalar code is that we split the register update unit into the issue queue, the reorder buffer and the physical register file. It is important because in real processors the number of entries in all these structures, as well as the number of ports to these, are quite disparate. The configuration of a simulated four-way superscalar processor is shown in Table 1 . For simulating a six-way machine we increased the window size and the cache dimensions proportionately. We simulated the execution of nine integer (bzip2, gap, gcc, gzip, mcf, parser, twolf, vortex and vpr) and eight floating point (applu, apsi, art, equake, mesa, mgrid, swim and wupwise) benchmarks from SPEC 2000 suite. Benchmarks were compiled using the Simplescalar gcc compiler that generates code in the portable ISA (PISA) format. Reference inputs were used for all the simulated benchmarks. The results from the simulation of the first two billion instructions were discarded and the results from the execution of the following 200 million instructions were used for all of the benchmarks.
For estimating the energy/power dissipations for the key datapath components the event counts gleaned from the simulator were used, along with the energy dissipations measured from the actual VLSI layouts using SPICE. Handcrafted CMOS layouts for the RAT in a 0.18-micron six metal layer CMOS process were used to get an accurate idea of the energy dissipations for each type of transition. A 2 GHz clock and a V dd of 1.8 V were assumed for all the measurements.
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Results and discussion Figure 9 shows the average number of accesses for each RAT separately for each simulated SPEC2000 benchmark. As expected, floating-point register traffic for integer benchmarks is negligible. The exceptions are twolf and vpr benchmarks with very low floating-point traffic. The average is 4.2 accesses per cycle for the integer RAT and 0.6 accesses per cycle for the floating-point RAT. These percentages are identical for RAT ELs since RAT ELs are accessed in parallel with RATs. Figure 10 shows the hit ratio to the ELs, that is, the percentage of the RAT accesses that can be satisfied from the ELs. Separate results are presented for integer and floating point registers, with the use of four and eight ELs. With the use of four ELs, the average hit ratio is about 44% for the integer ELs and about 30% for the floating-point ELs.
Adding four more entries to the ELs increases the hit ratios only slightly (about 53% for integer and about 38% for floating-point ELs) because, again, the use of most register values is very close in proximity to the definitions of those registers. On the other hand, a higher number of ELs drastically increases the RAT complexity and power.
The percentages shown in Fig. 10 do not account for the matches within the codispatched group as those matches are detected by the intragroup dependency checking logic. Combined, the percentages shown in Figs. 4 and 10 represent the total percentage of cases when the sense amps can be disabled if the two techniques are used in conjunction. Figure 11 shows the energy reduction achievable by applying the proposed techniques. The first bar shows the energy dissipation of the baseline RAT. The second and third bars show the energy impact of adding four and eight ELs, respectively. The last two bars show the energy reduction in the RAT if ELs are used in conjunction with the CSense. The average energy savings with the use of four and eight ELs are around 15 and 19%, respectively. The combination of both techniques results in about 27% energy savings on the average for four ELs and 30% energy reduction for eight ELs. Our analysis also indicates that the use of eight ELs is the optimal configuration because the overall energy increases if the number of ELs goes beyond eight due to the additional complexity and power of managing the ELs. At the same time the percentage of EL hits stays nearly unchanged, as described previously.
Related work
Moshovos proposed to reduce the power consumption of the register alias table in [12] . The proposed optimisations reduce power of the renaming unit in two ways. First, the number of read and write ports needed on the register alias table is reduced. This is done by exploiting the fact that most instructions do not use the maximum number of source and destination register operands. Additionally, the intrablock dependence detection logic is used to avoid accessing the register alias table for those operands that have a RAW or a WAW dependence with a preceding, simultaneously decoded instruction. The technique of [12] only steers the sources that actually need to be translated through the RAT lookup to the RAT ports. The source addresses that are not used (for example, some instructions have only one source) or those produced by the instruction in the same block do not have to be translated through the RAT array. All sources that need to be translated using the RAT access are first identified and then they are steered to the available RAT ports. If a port is not available, the renaming blocks. This incurs an inherent performance penalty in terms of IPCs and, in addition, stretches the cycle time because the filtering of source addresses and the RAT accesses are done serially. Simulation results show that for an aggressive eight-way superscalar machine it is possible to reduce the number of read ports from 24 to 12 and the number of write ports from eight to six with a performance penalty of only 0.5% on the average across the SPEC 2000 benchmarks. The second optimisation reduces the number of checkpoints that are needed to implement aggressive control speculation and rapid recovery from the branch mispredictions. This is done by allowing out-of-order control flow resolution as an alternative to conventional in-order resolution, where the checkpoint corresponding to a branch cannot be discarded untill this branch itself as well as all preceding branches are resolved. An additional technique for reducing the rename table power spent is checkpointing the rename table along speculated execution paths are explored in [13] . Here the location of checkpoints are predicted using branch confidence estimators. The power savings achieved with the optimised checkpointing schemes of [12, 13] are accompanied by some performance loss. It is also not clear whether the additional power dissipation in the branch confidence estimators are factored into the reported power savings in [13] . It also appears that the optimised RAT checkpointing schemes are orthogonal to our proposed scheme, so it is possible to have a combined design that accentuates the overall power savings.
In [14] Liu and Lu suggested using the hierarchical RAT. A small first-level RAT is used to store the mappings of the most recent renamed registers. Instructions access this small RAT first and only on a miss access the large second-level RAT. Because the process is serialised the performance degradation is unavoidable as at least one extra cycle is needed in the front-end of the pipeline, thus increasing the branch misprediction penalty.
In contrast to all of the mentioned techniques our proposed mechanisms do not have any performance penalty, nor do they increase the cycle time of the processor.
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Concluding remarks
We have proposed two complementary techniques to reduce the energy dissipation within the register alias tables of modern superscalar microprocessors. The first technique uses the intragroup dependency checking logic already in place to disable the activation of the sense amps within the RAT when the register address to be read is redefined by an earlier codispatched instruction. The second technique extends this approach one step further by placing a small number of associatively-addressed latches in front of the RAT to cache a few most recent translations. Again, if the register translation is found in these latches, the activation of the sense amps within the RAT is aborted. Combining the two proposed techniques results in a 30% reduction in the power dissipation of the RAT. The power savings comes with no performance penalty, little additional complexity (less than 10% area increase in the RAT structure) and no increase in the processor's cycle time.
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